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The response of a noisy nonlinear system to deterministic input signals can be enhanced by cooperative
phenomena. We show that when one presents two square waves as input to a two-state system, the
response of the system can produce a logical output (NOR=OR) with a probability controlled by the noise
intensity. As one increases the noise (for fixed threshold or nonlinearity), the probability of the output
reflecting a NOR=OR operation increases to unity and then decreases. Changing the nonlinearity (or the
thresholds) of the system changes the output into another logic operation (NAND=AND) whose probability
displays analogous behavior. The interplay of nonlinearity and noise can yield logic behavior, and the
emergent outcome of such systems is a logic gate. This ‘‘logical stochastic resonance’’ is demonstrated via
an experimental realization of a two-state system with two (adjustable) thresholds.
DOI: 10.1103/PhysRevLett.102.104101 PACS numbers: 05.45.a
Over the last few years, it has become increasingly
obvious that understanding how noise and nonlinearity
cooperate, in a dynamical system, to produce novel effects
is critical in understanding how complex systems behave
and evolve. Stochastic resonance (SR) provides one such
example wherein the cooperative behavior between noise
and dynamics produces interesting, often counterintuitive,
physical phenomena. SR has received much attention over
the past few decades [1,2] and consists of the enhancement
of weak input signals through a delicate interplay between
the signal, noise, and nonlinearity (threshold). Here, we
investigate the response of a simple threshold detector to
input signals, consisting of two random square waves. We
find that, in an optimal band of noise, the output is a logical
combination of the two input signals: logical stochastic
resonance (LSR).
Our motivation stems from an issue that is receiving
considerable attention today: as computational devices and
platforms continue to shrink in size and increase in speed
we are increasingly encountering fundamental noise char-
acteristics that cannot be suppressed or eliminated [3].
Hence, an understanding of the cooperative behavior be-
tween a device noise floor and its nonlinearity is bound to
play an increasingly crucial, even essential role in the
design and development of future computational concepts
and devices.
Consider a general nonlinear dynamic system, given by
_x ¼ FðxÞ þ I þDðtÞ, where FðxÞ is a generic nonlinear
function giving rise to a potential with two distinct energy
wells. I is a low amplitude input signal and ðtÞ is an
additive zero-mean Gaussian noise with unit variance, D
being the noise strength; the noise is taken to have corre-
lation time smaller than any other time scale in the sys-
tem, so that it may be represented, theoretically, as delta
correlated.
Usually, a logical input-output correspondence is
achieved by encoding N inputs in N square waves.
Specifically, for two logic inputs, we drive the system
with a low amplitude signal I, taken to be the sum of two
trains of aperiodic pulses: I1 þ I2, with I1 and I2 encoding
the two logic inputs. The logic inputs can be either 0 or 1,
giving rise to 4 distinct logic input sets (I1, I2): (0, 0), (0, 1),
(1, 0), and (1, 1). Now the input sets (0, 1) and (1, 0) give
rise to the same I, and so the 4 distinct input conditions (I1,
I2) reduce to 3 distinct values of I. Hence, the input signal
I, generated by adding two independent input signals, is a
three-level aperiodic waveform.
The output of the system is determined by its state; e.g.,
the output can be considered a logical 1 if it is in one well,
and logical 0 if its in the other. Specifically the output
corresponding to this 2-input set (I1, I2), for a system with
potential wells at xþ > 0 and x < 0, is taken to be 1 (or 0)
when the system is in the well at xþ, and 0 (or 1) when the
system is in the other well (at x). Hence, when the system
switches wells, the output is ‘‘toggled.’’
Here we will demonstrate that one observes, for a given
set of inputs (I1, I2), a logical output from this nonlinear
system, in accordance with the truth tables of the basic
TABLE I. Relationship between the two inputs and the output
of the fundamental OR, AND, NOR and NAND logic operations.
Note that the four distinct possible input sets (0, 0), (0, 1), (1, 0),
and (1, 1) reduce to three conditions as (0, 1) and (1, 0) are
symmetric. Any logical circuit can be constructed by combining
the NOR (or the NAND) gates [4].
Input Set (I1, I2) OR AND NOR NAND
(0, 0) 0 0 1 1
ð0; 1Þ=ð1; 0Þ 1 0 0 1
(1, 1) 1 1 0 0
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logic operations shown in Table I. A crucial observation is
that this occurs consistently and robustly only in an optimal
window of noise. For very small or very large noise the
system does not yield any consistent logic output, in line
with the basic tenets of SR. But in a reasonably wide band
of moderate noise, the system produces the desired logical
outputs consistently.
We now explicitly demonstrate LSR with a very simple
nonlinear system, which we implement with an efficient
electronic analog:
_x ¼ xþ gðxÞ þDðtÞ þ I1 þ I2 (1)
with the nonlinear function gðxÞ given by x [xl  x  xu,
xl ðx < xl Þ, and xuðx > xuÞ, where xu and xl are the upper
and lower thresholds, respectively [see Fig. 1(a)]. The
effective potential generated by the thresholding (see
Fig. 1)] is bistable with stable energy states (potential
minima) at x ¼ xl = and xþ ¼ xu=, in the absence
of the signal I. Here, instead of manipulating the nonline-
arity by varying  and , we will vary the nonlinearity by
simply changing the threshold xu and xl in gðxÞ. This
allows the heights and asymmetry of the wells to be
manipulated very efficiently (Fig. 1).
With no loss of generality, consider the two (randomly
switched) inputs I1 and I2 to take value 0:5 when the
logic input is 0, and value 0.5 when logic input is 1. Then,
the input signal I ¼ I1 þ I2 is a three-level aperiodic
square wave form. Figure 2 shows the response of the
system (1) for thresholds ðxu; xl Þ ¼ ð1:3;0:5Þ and 3
choices of noise intensity D. We observe that, under opti-
mal noise [panel 2(b)], interpreting the state x < 0 as logic
output 0 and the state x > 0 as logic output 1 yields a clean
(i.e., stable) logical OR whereas interpreting the state x > 0
as logic output 0 and the state x < 0 as logic output 1 yields
a clean logical NOR. In a completely analogous way, by
setting the thresholds at ðxu; xl Þ ¼ ð0:5;1:3Þ, we can
realize clean AND and NAND gates in almost the same
optimal noise intensity regime as the previous case. Note
that NAND and NOR are fundamental gates which can, in
combination, yield all possible logical responses.
The (experimental) observations above, can be ex-
plained in the standard framework of SR in overdamped
systems underpinned by double well potentials [1,2]. The
different outputs, obtained by driving the state of the
system to one or the other well, are realized by appropri-
ately manipulating the heights and asymmetry of the wells.
One can, then, readily understand the occurrence of a
particular logic output: when inputs I1 and I2 are added,
the effective position and depth of the wells change, to
x ¼ fxl þ I1 þ I2g= and xþ ¼ fxu þ I1 þ I2g=.
This asymmetry causes the state of the system to switch
to the desired well under adequate noise. For xu > jxl j one
obtains the NOR logic operation, and for xu < jxl j one
obtains the NAND logic operation.
We can quantify the consistency (or reliability) of ob-
taining a given logic output by calculating the probability
of obtaining the desired logic output for different input
sets; this probability, PðlogicÞ, is the ratio of the number of
correct logic outputs to the total number of runs. Each run
samples over the four input sets (0, 0), (0, 1), (1, 0), (1, 1),
in different permutations. If the logic output, as obtained
from xðtÞ, matches the logic output in the truth table for all
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FIG. 1. For the system (1): (left) the piecewise linear function
gðxÞ and (right) the effective potential it gives rise to, with
thresholds (a) xl ¼ 1, xu ¼ 1 (solid line) and (b) xl ¼ 1:5,
xu ¼ 0:75 (dashed line). Equal upper and lower thresholds (i.e.,
xl ¼ xu) give rise to symmetric wells. I ¼ 0,  ¼ 1:8,  ¼ 3:0.
FIG. 2. Response of the system (1), with  ¼ 1:8,  ¼ 3:0,
and thresholds set to ðxu; xl Þ ¼ ð1:3;0:5Þ. Each panel has
2 curves. Solid curves represent the solution xðtÞ from numerical
simulations for additive noise intensities D equal to (top to
bottom) 0.01, 0.5, and 1. The input I is the sum of randomly
switched square pulse trains (see text), and is the same (dashed
line) in each panel. For an optimal noise intensity (center panel)
a reliable OR=NOR gate is obtained.
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four input sets in the run, it is considered a success. When
PðlogicÞ is close to 1 the logic operation is obtained very
reliably. Figure 3 shows this quantity obtained from exten-
sive numerical simulations; it is evident that the funda-
mental logic operation NAND (and, analogously, NOR) is
realized, consistently, in an optimal band of moderate
noise. The remarkable thing here then is that these stable
logic operations are only realized (for subthreshold input
signals) in the presence of noise. More specifically, in
relatively wide windows of moderate noise, the system
yields logic operations with near certain probability, i.e.,
PðlogicÞ  1. We note the occurrence of a flat maximum
rather than the usual peak associated with SR [1]. This is
due to our choice (a probability) of performance measure.
The logic response is almost 100% accurate in a wide
window of the noise; in this sense, the gate is quite robust
to background fluctuations.
It is clear that (perhaps, somewhat counterintuitively)
noise plays a constructive role in obtaining a large, robust,
asymmetric response to input signals; i.e., different (and
distinct) levels of input pulses yield a 0=1 output, deter-
mined by the system being in either one of the two widely
separated wells [5]. This kind of response is necessary for
logic operations, as it allows one to consistently map
different distinct inputs to a binary output. For instance,
for NAND logic, two input signals, (0, 0) and ð0; 1Þ=ð1; 0Þ,
result in the system being in the well at xþ and one input set
(1, 1) results in the system being in well x; whereas for
NOR logic, two input signals, ð0; 1Þ=ð1; 0Þ and (1, 1), result
in the system being in the well at x and one input set (0, 0)
results in the system being in well xþ. Such mappings can
be obtained, in principle, for any multiple-input logic
operation by an appropriate choice of parameters.
Further, for a fixed noise level, it is evident (Fig. 4) that
different types of logic (NAND vis-a-vis NOR) are obtained
in different ranges of thresholds. This is because the thresh-
olds (xl , x

u) determine the position, depths and asymmetry
of the potential wells (Fig. 1), which in turn dictate the
switching dynamics in response to the input stream.
Significantly, this implies that one can ‘‘morph’’ between
logic responses by simply adjusting a threshold in a suit-
able window of noise. This has been demonstrated, explic-
itly, in our electronic analog realization of (1). This is, of
course, a desirable characteristic of the dynamics; one
typically does not inject noise into the system if the desired
behavior can be obtained by varying deterministic parame-
ters (in this case, the thresholds).
The effect of an additional constant input bias C (over a
temporal interval much longer than the noise correlation
time) has also been studied. As the value of the bias
changes (keeping the nonlinearity and noise level fixed),
it is observed that the response of the system switches from
NOR to NAND logic, or vice versa. The important point is
that changing C changes the symmetry of the potential
wells, and leads to different logical responses. It should be
underscored that while the logic responses are switched by
changing the nonlinearity or the bias, the desired output is
obtained only for optimal noise intensities (Fig. 3), without
which one would not be able to extract any significant
consistent logic response. Figure 5 (obtained experimen-
tally) shows the behavior described in the preceeding para-
graphs. In each panel we plot the probability PðlogicÞ vs
the external bias C and the noise intensity D. For a given
noise intensity (in the optimal range of Fig. 3) this figure
shows that adjusting the parameter C will yield the desired
logic behavior. The important point here is that the ‘‘pla-
teaus’’ (Fig. 3) overlap for the NOR and NAND performance
for the different thresholds (Fig. 4). Hence, for a noise
intensity somewhere in the ‘‘plateau’’, we can switch from
NOR to NAND (and vice versa) operations by simply adjust-
inging the nonlinearity (i.e., thresholds), or applying a
(controlled) dc input signal C.
While in this explicit example we have demonstrated
two-input logic; we have also observed multiple-input
logic behavior, such as three-input logic, with the input
signal being I ¼ I1 þ I2 þ I3 [6]; i.e., the input is an
aperiodic train of four-level square pulses. We have also
checked the generality of the idea over a range of systems,
including very simple bistable systems such as a Schmitt
Trigger and systems with soft nonlinearities. Further we
found that multiplicative noise also yields LSR; the details
will be published separately.
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FIG. 3. (left) Probability of obtaining the NAND logic operation
(see text), PðNANDÞ, with ðxl ; xuÞ ¼ ð1:3; 0:5Þ. A similar result
is obtained (right) for PðNORÞ taking ðxl ; xuÞ ¼ ð0:5; 1:3Þ.
FIG. 4 (color online). Density map of PðlogicÞ (see text) for
the (left) NOR and (right) NAND logic operation, for fixed noise
(D ¼ 0:7), in the space of upper threshold xu (x axis) and lower
threshold xl (y axis). The light portion of this plot indicates the
nonlinearity [determined by xu and xl in (1) for which a logic
output (NOR (left) and NAND (right)] is obtained reliably.
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One can exploit the observations of this paper to design
morphing logic gates [7,8]. In addition to implementing a
logic gate in the optimal window of noise, the system can
also switch the logic response by changing the nonlinear
characteristics determining well depth and position. So by
adjusting the nonlinearity or bias parameters for a given
value of the noise floor, one can obtain different logic
gates; making this adjustment can, effectively, manipulate
the (nonlinear) transfer characteristic of the system, to
optimize the logic response for a given noise floor. This
procedure is tantamount to using the nonlinearity as a
‘‘knob’’ to tune the system to select different logic truth
tables.
In summary, we have shown how the interplay between a
noise floor and the (in this case static) nonlinearity can be
exploited for the design of key logic-gate structures [9].
Specifically we have shown the direct and flexible imple-
mentation of the fundamental logic gates NOR and NAND in
an optimal band of noise, from which any universal com-
puting device can be constructed. Further, we have dem-
onstrated the switching of logic functions by using the
(adjustable directly, or via a bias signal C) nonlinearity
as a ‘‘logic response controller.’’ In effect, we are able to
obtain the most basic ingredients of general purpose hard-
ware that has potential for reconfigurability. Note that a
very simple form of nonlinearity [underpinned by the
dynamics (1) and the thresholds] was deliberately chosen
in this work because of its ease of realization in an experi-
mental circuit; more general potential systems have been
considered but are outside the scope of this letter. Our work
also raises the intriguing possibility that LSR could be
exploited in nontraditional computing systems, even in
the quantum realm [10].
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FIG. 5 (color online). PðNORÞ (left) and PðNANDÞ (right) as
functions of the noise intensity D (x axis) and asymmetrizing dc
input C (y axis). Thresholds are fixed: ðxl ; xuÞ ¼ ð0:5; 1:3Þ.
Reliable NAND performance accrues for C1; for reliable
NOR performance, C 0. Optimal performance in both cases is
obtained for D values lying within the optimal window (Fig. 3).
Note that, for D outside the optimal window, one can still, for
any D, optimize NAND=NOR performance by adjusting C as well
as the thresholds (xl , x

u) (this amounts to an adjustment of the
nonlinearity for a given system noise floor).
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